



Contribution ID: 69

Type: **Mini Oral and Poster**

A 4×6.25-Gbps Serial Link Transmitter Core in 0.18- μm CMOS for high-speed front-end ASICs

Thursday, April 25, 2024 12:35 PM (20 minutes)

In this paper, a 4×6.25 Gbps serial link transmitter core has been designed for high-speed front-end ASICs. The transmitter core is implemented in a commercial 0.18 μm CMOS technology. The core consists of a common PLL and four individual transmitter channels. Each channel contains a 2-stage 20:2 serializer, a 2-stage half-rate feed-forward equalizer and a clock manager circuit. A new architecture of the clock and data path is proposed, and the overall power consumption is reduced by 40% compared with previous works. At a data rate of 6.25 Gbps, the simulation results show that the PLL and transmitter feature a phase jitter of 1.3 ps RMS and 11.2 ps pk-pk respectively. The 4-channel transmitter core occupies 0.44 mm² and dissipates 27.7 mW/Gbps from 1.8 V supply. The chip is being packaged and will be tested soon in December.

Minioral

Yes

IEEE Member

No

Are you a student?

Yes

Primary author: GUO, Jiacheng (University of Science and Technology of China (CN))

Co-authors: QIN, Jiajun (University of Science and Technology of China (CN)); Dr ZHAO, Lei (University of Science and Technology of China (CN)); Mr DI, Wu (University of Science and Technology of China (CN)); Mr BIN, Xinyu (University of Science and Technology of China (CN))

Presenter: GUO, Jiacheng (University of Science and Technology of China (CN))

Session Classification: Poster B

Track Classification: Front-End Electronics, Fast Digitizers, Fast Transfer Links & Networks